Design and Implementation of a Cpld-Based Multilevel Inverter Depending on a Complex Programmable Logic Device (CPLD)
Article Sidebar
Main Article Content
Abstract
A complex programmable logic device (CPLD) based multilevel inverter has been designed and implemented. The design involves three main parts. The first part is the switching angle generator (SAG), which determines the switching angles from an optimized primitive angle. The second part is the switching pulse generator (SPG), which controls the drive circuit of the inverter. The timing circuit is the third part, which provides the necessary timing for both SAG and SPG. Implementing both SAG and SPG using a CPLD device mean high speed cycle time. Hence an accurate timing for the switching angles is obtained compared to other procedures that uses software for calculating and generating the switching angles, such as microcontroller. MATLAB work space has been used to acquire and analyze the inverter output via the PC sound card. Results of the implemented inverter staircase output voltage, as well as the output frequency spectrum are obtained.
Metrics
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
THIS IS AN OPEN ACCESS ARTICLE UNDER THE CC BY LICENSE http://creativecommons.org/licenses/by/4.0/
Plaudit
References
F. Zpeng, J. Slai,“Multilevel- Converter A New Breed of power converter “IEEE Trans. On Ind. Appl., Vol.32, No.3, May/June 1996, pp.509-517. DOI: https://doi.org/10.1109/28.502161
A. Nabae, I. Takahashi, H. Agaki, “A New Neutral-Point-Clamped PWM, Inverter, ”IEEE Transactions on Ind. Appl. Vol.17, No.5, Sep./Oct., 1981, pp.518-523. DOI: https://doi.org/10.1109/TIA.1981.4503992
P. M. Bhagwat and V. R. Stefanovic, “Generalized Structure of a Multilevel PWM Inverter” ,IEEE Transactions on Industry Applications, Vol. IA-19, No.6, Nov./Dec.,1983, pp.1057-1069. DOI: https://doi.org/10.1109/TIA.1983.4504335
H.S.patel, R.G. Hoft,”Generalize techniques of harmonics Elimination and voltage control in thyristor inverter :part I –Harmonic Elimination”, IEEE Trans. on Ind. Appl., Vol. IA.9, No.3, May /June ., 1973,pp.310-371. DOI: https://doi.org/10.1109/TIA.1973.349908
S.irisukprasert and Tian .H Liu “ Optimum harmonic reduction with a wide range of modulation index for multilevel inverter ”, IEEE Transactions on Industrial Electronics, Volume 49, Number 4, August 2002. DOI: https://doi.org/10.1109/TIE.2002.801226
J.Chiasson , L. Tolbert , ” Eliminating Harmonics in a multilevel converter using resultant theory”, IEEE Annual Power Electronics Specialists Conference 2002.
Mohammed Hasse. Rashid “Power electronics: circuits, devices, and applications“, Prentice –Hill, USA, 2004.
Laith A. Mohammed “microcontroller based five- level inverter”, first conference, 2008.
Thomas L. Floyd, “Digital Fundamentals”, Eighth Edition , Prentice hall , New Jersy , USA, 2003, pp.763-770.
Salim, F. and Azli, N. Ahmad “Development of an FPGA-based gate signal generator for a multilevel inverter”, The Fifth International Conference on Power Electronics and Drive Systems, PEDS 2003, pp. 402-405.
Altera corporation ,” section 3: MAX +PLUS II tutorial , MAX+PLUS II Getting started “, WWW.altera.com.