Design of Current Mode MTCMOS Sense Amplifier with Low Power and High Speed
Article Sidebar
Main Article Content
Abstract
This paper involved the design and analysis of multi-threshold voltage CMOS (MTCMOS) current sense amplifier focusing on optimizing power and time delay. In this work the basic 6T SRAM structure was chosen and the simulation is implemented using ADS programs. The key to low power operation in the SRAM data path is to reduce the signal swings on the bit lines and the data lines. The power dissipation and delay of the sense amplifier circuit can be further reduced by using several low power and high speed techniques like MTCMOS. This technique can be used for solving the leakage power dissipation problem in the higher technology design. Simulated results show the current mode sense amplifier with MTCMOS technology has 0.82ns time delay and 0.395μW power dissipation. The designs and simulations in 0.25μm CMOS technology with supply voltage equal to 1.8 V have been carried out to evaluate the efficiency of the current mode sense amplifier with MTCMOS technique proposed.
Metrics
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
THIS IS AN OPEN ACCESS ARTICLE UNDER THE CC BY LICENSE http://creativecommons.org/licenses/by/4.0/
Plaudit
References
- Tsuguo, K., Kazutaka, N., Tsukasa, S. and Yukihiro, F., "A Current-controlled Latch Sense Amplifier and a Static Power-saving Input Buffer for Low-power Architecture", IEEE Journal of Solid-state Circuits, Vol. 28, No. 4, Apr. 1993. DOI: https://doi.org/10.1109/4.210039
- Nakagome, Y., "Design of Low Power 6T SRAM with Reduced Leakage Currents", IBM J. RES. & DEV. Vol.47, No. 5/6 pp. 82, 2003. DOI: https://doi.org/10.1147/rd.475.0525
- Toumazou, C., Lidgey, Fj. J., Haigh, D.G., Analoqzie IC Design: "The Current-Mode Approach", Peter Peregrinus Ltd, London U.K, April 1990.
- Shimohigashi K. et al., "An n-well CMOS Dynamic RAM", IEEE Trans. Electron Lkvices, Vol. ED-29, No. 4, pp.7 14-7 1 8, April 1982. DOI: https://doi.org/10.1109/T-ED.1982.20767
- Borivoje Nicolic et al. "Improved Sense-Amplifier- Based Flip-F1op: Design and Measurements", IEEE Journal of Solid-State Circuits, ~01.35: No.6, pp .876-8 84, June 2000. DOI: https://doi.org/10.1109/4.845191
- Huang, H. Y. and Chen, S. L., "Self-Isolated Gain-Enhanced Sense Amplifier" IEEE Asia-Pacific Conference, pp. 57-60, 2002.
- Benton H. Calhoun and Anantha Chandra-kasan, "Analyzing Static Noise Margin for Sub- threshold SRAM in 90nm CMOS", IEEE International Solid-State Circuits Conference, No.7,pp. 234-255, 2006. DOI: https://doi.org/10.1109/JSSC.2006.873215
- T. Akakoni Douseki, Yasuyuki Matsuya, Takaniro Aoki, Junzo Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS", IEEE Journal of Solid-State Circuits, pp. 847-854, 1995. DOI: https://doi.org/10.1109/4.400426
- Kiat-Seng Yeo, Kaushik Roy, " Low-Power VLSI Subsystem", McGraw-Hill, pp. 48-51, 201-203, 2005.
- Hwang-Cherny Chow and Shu-Hsien Chang, "High Performance Sense Amplifier Circuit For Low Power SRAM Applications" Proceedings of the 13th Asian test symposium 0-7803-8251-X-2004 IEEE, 2004.
- Ravi Dutt and Mr. Abhijeet, "High Speed Current Mode Sense Amplifier for SRAM Applications", IOSR Journal of Engineering, ISSN: 2250-3021, Vol.2 (5), pp.1124-1127, Apr.2012. DOI: https://doi.org/10.9790/3021-020511241127
- Swati Anand Dwivedi, "Low Power CMOS Design of an SRAM Cell with Sense Amplifier" International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249-8958, Vol.1, Issue-6, February 2012.