1.
Implementation of Clock Gating for Power Optimizing in Synchronous Design. Tikrit j. eng. sci. [Internet]. 2018 Sep. 1 [cited 2026 Sep. 14];25(3):12-8. Available from: https://tj-es.com/ojs/index.php/tjes/article/view/82