“Implementation of Clock Gating for Power Optimizing in Synchronous Design”, Tikrit j. eng. sci., vol. 25, no. 3, pp. 12–18, Sep. 2018, doi: 10.25130/tjes.25.3.03.