[1]
“An FPGA Implementation of Secured Steganography Communication System”, Tikrit j. eng. sci., vol. 19, no. 4, pp. 14–23, Dec. 2012, doi: 10.25130/tjes.19.4.02.