Implementation of Clock Gating for Power Optimizing in Synchronous Design. Tikrit j. eng. sci. 2018;25(3):12-18. doi:10.25130/tjes.25.3.03