Mogheer HS, Hasan KK. Implementation of clock gating for power optimizing in synchronous design. Tikrit Journal of Engineering Sciences 2018; 25 (3): 5-11. TJES
 Almelkar M, Gandhe S. Implementation of lossless image compression using FPGA. International Journal of Emerging Technology and Advanced Engi-neering 2014; 4: 2250-2459.
 Suvvari V, Murthy MB. VLSI Implementation of Huffman decoder using binary tree algorithm. International Journal of Electronics and Commu-nication Engineering &Technology 2013; 4 (6): 85-92.
 Marimuthu M, Muthaiah R, Swaminathan P. An overview of image compression techniques. Research Journal of Applied Sciences, Engineering and Tech-nology 2012; 4 (24): 5381-5386.
 Anjana PM, Ajeesh AV. FPGA based iterative JSC decoding of Huffman encoded data for a commun-ication system. International Journal of Engi-neering Research and Technology 2012; 3 (2): 1811-1814
 Hameed M, Khmag A, Zaman F, Ramli AR. A new lossless method of Huffman coding for text data compression and decompression process with FPGA implementation. Journal of Engineering and Applied Sciences 2016; 100 (3): 402-407.
Tikrit Journal of Engineering Sciences (2018) 25(3) 12- 18
Implementation of Clock Gating for Power Optimizing in Synchronous Design
|Hussein Shakor Mogheer||Khamees Khalaf Hasan|
|Dept. of Commun. Eng., University of Diyala, Iraq||Dept. of Elect. Eng. Tikrit University, Iraq|
Huffman coding is very important technique in information theory. Compression technique is the technology for reducing the amount of data used to denote any content without decreasing the quality. Furthermore, Clock gating is an effective method for decreasing power consumption in a sequence design. It saves more power by dividing the main clock and distributing the clock to the logic blocks only when there is a need for those blocks to be activated. This paper aim to design Huffman coding and decoding process with proposing a novel method of clock gating to achieve low power consumption. Huffman design is executed by expending ASIC design procedures. With the purpose of executing the encoder and decoder structures, 130 nm typical cell technology libraries are utilized for ASIC implementation. The simulations are completed by utilizing Modelsim tool. The design of coding and decoding process has been made using Verilog HDL language. Moreover, it carried out using Quartus II 14.1 Web Edition (64-Bit).
Keywords: Clock Gating, power Dissipation, data Compression, ASIC, Binary Tree.