Achaya T, Tsai P. JPEG2000 Standard for Image Compression Awiley-Interscience; 2005.
 Tiwari T, Reddy SC. Performance measurement of a fully pipelined JPEG codec on emulation platform.
2nd International Advance Computing Conference (IACC), IEEE 2010: p. 167–171.
 Yang H, Wang L. Joint optimization of run-length coding, huffman coding, and quantization table with
complete baseline JPEG decoder compatibility. IEEE Transactions on Image Processing 2009; 18(1): 63–74.
 Volcan L, Porto RC, Bampi S, Silva IS. A FPGA based design of a multiplierless and fully pipelined JPEG compressor. 8th Euromicro conference on Digital System Design (DSD’05) 2005; IEEE: p. 210–213.
Tikrit Journal of Engineering Sciences (2005) 24(3) 15- 20
Design and Implementation of a Gray Scale JPEG CODEC on Spartan-3E
|Abdulkreem Mohameed Salih||Ahlam Fadhil Mahmood|
|Computer Engineering Department, University of Mosul, Iraq|
This paper presents the design and implementation of the hardware JPEG CODEC for grayscale images. The architecture is designed in a way based on modules that a share between JPEG encoder and decoder circuit. Each module was designed to implement a forward and backward function and they have separate control signals. The JPEG CODEC (Compressor, Decompressor) architecture achieves high throughput with a deep and optimized pipeline, with a target to FPGA device implementation. The designed architectures are detailed in this paper and they are described in VHDL, simulated and physically mapped to XC3S500 FPGAs. The JPEG CODEC pipeline has a minimum latency of 166 clock cycles, that given the full modular pipeline depth. The CODEC could process a 512X 512 pixels still image in 5.2ms, reaching a maximum processing rate of 190 frames per second.
Keywords: JPEG, CODEC, compressor, decompressor, FPGA, DCT.