vol18no3pa10

References

  1. Edward Angel, “Interactive Computer Graphic, A Top-Down Approach Using OpenGL” Third Edition 2003.
  2. Donald Hearn and M. Pauline, “Computer graphic”, Third edition, Prentice Hall International, Inc. (1997).
  3. Blinn J.F. “Jim Blinn’s corner-a trip down the graphics pipeline: line clipping” Computer Graphics and Applications, IEEE, Volume: 11, No: 1 page(s): 98-105, ISSN: 0272-1716, Jan 1991.
  4. Patrick G. M. “A new, fast method for 2D polygon clipping: analysis and software implementation” ACM Transactions on Graphics (TOG) Volume 11, Issue 3, Pages: 276 – 290, ISSN: 0730-0301, 1992.
  5. Václav Skala , “Line clipping in E2 with O(1) processing complexity”, Computers & Graphics Volume 20, No 4, Pages 523-530, July-August 1996.

 

Tikrit Journal of Engineering Sciences (2011) 18(3) 89- 105

Hardware Implementation of Line Clipping A logarithm by using FPGA

Amar I. Dawod, Computer Engineering Dept., University of Mosul, Iraq

Abstract

The computer graphics system performance is increasing faster than any other computing application. Algorithms for line clipping against convex polygons and lines have been studied for a long time and many research papers have been published so far. In spite of the latest graphical hardware development and significant increase of performance, the clipping is still a bottleneck of any graphical system. Therefore, its implementation in hardware is essential for real time applications. In this paper clipping operation is discussed and a hardware implementation of the line clipping algorithm is presented and finally formulated and tested using Field Programmable Gate Arrays (FPGA). The designed hardware unit consists of two parts: the first is positional code generator unit and the second is the clipping unit. Finally it is worth mentioning that the designed unit is capable of clipping (232524) line segments per second.

Download Full-text PDF

Keywords: Clipping, Graphical Pipeline, Real time, FPGA.

How to cite

TJES: Dawod AI. Hardware Implementation of Line Clipping A logarithm by using FPGA. Tikrit Journal of Engineering Sciences 2011; 18(3): 89-105
APA: Dawod A. I., (2011). Hardware Implementation of Line Clipping A logarithm by using FPGA. Tikrit Journal of Engineering Sciences, 18(3), 89-105.